Introduction
Fully silicided metal (such as NiSi) gate electrodes have gained considerable attention for the metal gate electrodes in scaled CMOSFETs [1, 2] . They have some advantages of continuing the conventional process such as processing using poly-Si gate electrodes. However, high effective work functions for pMOSFETs have not been obtained using NiSi electrodes. Furthermore, the behavior of the effective work function (Φ m,eff ) on HfO 2 dielectrics has not been investigated yet, while shifts in V FB on HfO 2 dielectrics were reported using p + poly-Si gate electrodes and interpreted in terms of . In this paper, for the first time to our knowledge, we have investigated the fully silicided platinum (PtSi) as a possible gate electrode for pMOSFETs and demonstrated the Fermi-level pinning on HfO 2 using these electrodes.
Experimental
The process flow of the PtSi gate MOSCAPs is summarized in Fig. 1 . Thermal SiO 2 or ALD-HfO 2 films on SiO 2 were used for the gate dielectrics. 100 nm-thick undoped amorphous-Si (a-Si) films were deposited at 540ºC on the gate dielectrics. High temperature annealing was typically carried out at 950ºC in order to simulate the activation annealing of dopants in the conventional process. 100 nm-thick platinum films were deposited by DC magnetron sputtering on the poly-Si layer. The gate electrodes were silicided at 400ºC and then annealed in a hydrogen ambient at 400ºC. Fig. 2 shows the cross-sectional TEM images of the gate electrode structures (a) before and (b) after silicidation annealing. It seems that platinum atoms uniformly reached the SiO 2 top interface during silicidation annealing. We also confirmed that platinum mono-silicide phase was formed near the SiO 2 interface by RBS analysis. Furthermore, as shown in Fig. 3 , high-frequency (HF) C-V characteristics depend on the measured frequency before silicidation, while they are independent of frequency after silicidation. This fact also confirms that the PtSi gate electrode was fully formed to the SiO 2 top interface by the silicidation annealing at 400ºC. Fig. 4 shows HF C-V curves of PtSi gate MOSCAPs with 3.5, 5.5 and 8.5 nm-thick SiO 2 using n and p-type substrates. No frequency dependence in the C-V is observed regardless of SiO 2 thickness and substrate type. Moreover, no gate depletion effect is observed. The Φ m,eff of PtSi gate electrode is determined to be about 4.9 eV from the extrapolation of V FB vs. EOT plot as shown in Fig.   5 . It implies that PtSi gate electrode is a promising candidate as the metal gates for SiO 2 pMOSFETs.
Results and Discussion

Φ m,eff of PtSi on SiO 2
Large Shifts in Φ m,eff on HfO 2
A HF C-V curve of PtSi gate MOSCAPs with 4 nm-thick HfO 2 dielectrics is shown in Fig. 6 . A large shift in V FB by about 0.3 V is observed towards the negative direction. This negative shift is located within the gray area in Fig. 7 , which is consistent with V FB shifts in the literatures for poly-Si gate electrodes [3] [4] [5] [6] [7] . This shift towards the mid-gap indicates that Fermi-level pinning occurs in the HfO 2 top interface and determines the Φ m,eff value of the PtSi gates, even though a finite shift due to fixed charges in HfO 2 is taken into consideration.
In order to investigate the impact of the a-Si/HfO 2 interface on Φ m,eff of the PtSi gates, we compared the V FB of PtSi gate MOSCAPs with HfO 2 which were subjected to annealing at various temperatures before depositing platinum films. Since PtSi gate can be formed at the low temperature of 400ºC unlike poly-Si gates, a thermal effect on the Fermi-level pinning was studied. Fig. 8 shows that the extent of negative V FB shifts of MOSCAPs with HfO 2 from those with SiO 2 remains unchanged irrespective of annealing temperatures, while V FB shows a very small dependence on the annealing temperature. The activation annealing does not play an important role in the Fermi-level pinning on HfO 2 . This suggests that strong Fermi-level pinning occurs at the PtSi/HfO 2 interface regardless of the maximum process temperature. It is likely that the tendency of Fermi-level pinning at the PtSi/HfO 2 interface is similar to that at the poly-Si/HfO 2 interface as shown in Fig. 7 . Further investigation about the role of platinum atoms in the HfO 2 top interface is required in order to fully understand the mechanism of Fermi-level pinning at the PtSi/HfO 2 interface.
Conclusion
We have demonstrated for the first time that PtSi gate electrodes which have the high Φ m,eff of about 4.9 eV as a possible metal gate electrode for pMOSFETs with SiO 2 . However, Fermi-level pinning at the PtSi/HfO 2 interface is observed and almost independent of the maximum process temperature. It is likely that the Fermi-level pinning at the PtSi/HfO 2 interface is comparable to that at the poly-Si/HfO 2 interface. [3] [4] [5] [6] [7] . The effective work function of PtSi is shifted to about mid-gap of Si (gray area) which is expected from the reported shifts in V FB using poly-Si gate electrodes. [3] [4] [5] [6] [7] . The effective work function of PtSi is shifted to about mid-gap of Si (gray area) which is expected from the reported shifts in V FB using poly-Si gate electrodes. 
